Mr. Dibyadrasta Sahoo | Semiconductor Memory | Research Excellence Award

IIT Roorkee | India

Mr. Dibyadrasta Sahoo is an emerging researcher in Electronics and Communication Engineering with a strong academic foundation spanning IIT Roorkee, NIT Silchar, and BPUT Rourkela. His doctoral work at IIT Roorkee focuses on NAND Flash Memory, supported by extensive teaching assistantships across TCAD, analog, digital, and solid-state laboratories. He has contributed to semiconductor device modelling, flash memory optimization, and VLSI design through impactful M.Tech project supervision and hands-on research. His industry-linked internship at Applied Materials USA strengthened his expertise in NAND Flash Memory and TCAD interfacing, complemented by additional research roles at IIT Madras and BITS Pilani involving biomedical signal processing and solar cell analysis. Earlier, he served as an Assistant Professor, teaching core courses and guiding undergraduate projects in electronics, instrumentation, semiconductor physics, and circuit design. His research interests span semiconductor device physics, advanced memory computing, analog/digital circuits, VLSI, machine learning, optimization, and algorithmic modelling. He has presented his work at reputed conferences such as SSDM Japan and INDICON IIT Kharagpur, and his research figure was featured as a cover illustration in a Springer journal, highlighting the quality of his contributions. His continued dedication positions him as a promising contributor to advanced semiconductor and memory technology research.

Citation Metrics (Google Scholar)

1400

1000

600

200

0

Citations
1,379
Documents
161
h-index
21
               Citations
Documents
h-index


View Google Scholar Profile

Featured Publications


Transfer Learning-Based Parameter Optimization for Improved 3D NAND Performance

– Journal of Computational Electronics, 2025


Investigation and Comparative Analysis of Polysilicon and MoS₂-Based Channels in 3D NAND

– Japanese Journal of Applied Physics, 2025


Investigation and Optimization of Plug Height and Bottom Recess Depth of NAND Flash Memory

– IEEE INDICON Conference, 2024


Investigation of EPI Plug Voids Impacts on Electrical Performance of 3D NAND

– Silicon (Springer), 2025


Investigation of Void Effect Inside Epi-Plug on Electrical Characteristics of NAND Flash Memory

– SSDM Conference, 2024
Dibyadrasta Sahoo | Semiconductor Memory | Research Excellence Award

You May Also Like

Leave a Reply